



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/709,239	04/23/2004	Huilong Zhu	FIS920030375	3238
23389	7590	01/17/2007	EXAMINER	
SCULLY SCOTT MURPHY & PRESSER, PC			LUU, CHUONG A	
400 GARDEN CITY PLAZA				
SUITE 300			ART UNIT	PAPER NUMBER
GARDEN CITY, NY 11530			2818	
SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MONTHS	01/17/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No.	Applicant(s)	
	10/709,239	ZHU ET AL.	
	Examiner	Art Unit	
	Chuong A. Luu	2818	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 10/26/2006.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-24 is/are pending in the application.

4a) Of the above claim(s) 14-24 is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1-13 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some * c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date: _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date: _____	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____

DETAILED ACTION

Response to Arguments

Applicant's arguments with respect to claims 1-13 have been considered but are moot in view of the new ground(s) of rejection.

PRIOR ART REJECTIONS

Statutory Basis

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The Rejections

Claims 1-2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ghyselen et al. (U.S. 20040053477) in view of Usuda et al. (U.S. 7,033,913).

Ghyselen discloses an electronic structure with

(1) a substrate of either bulk silicon (Si) (1);

a stacked gate structure of SiGe and/or Si:C to produce stresses by the structures of Ssi(strained Si)/SiGe or SSi/Si:C in the stacked gate structure and having a first stressed film layer of large grain size SiGe (2) formed on;

a second stressed film layer of strained SiGe (21) formed on the first stressed film layer (2) (see Figure 5a);

a semiconductor layer (22) formed on top the second stressed film layer (21) (see Figure 5b);

(2) wherein stress is produced in the stacked gate structure by different semiconductor materials and/or by different percentages of semiconductor materials (see paragraphs [0108]-[0110]).

Ghyselen teaches the above outlined features except for forming a gate dielectric layer over the substrate. However, Usuda discloses a semiconductor device with (1)... a gate dielectric layer over the substrate (see Figure 3C). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the teachings of Ghyselen (accordance with the teaching of Usuda). Doing so would facilitate the manufacture of the semiconductor device and protect the semiconductor substrate.

Claims 3-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ghyselen et al. (U.S. 20040053477) in view of Usuda et al. (U.S. 7,033,913) and further in view of Zhu et al. (U.S. 20050189589).

Ghyselen and Usuda teach the above outlined features except for a the device fabricated on a chip having both nFET devices and PFET devices, and wherein the NFET devices and PFET devices have different stresses. However, Zhu discloses a semiconductor transistor with (3) the device fabricated on a chip having both nFET

Art Unit: 2818

devices and PFET devices, and wherein the NFET devices and PFET devices have different stresses (see paragraph [0027]); (4) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained SiGe over the first stressed film layer of single crystal silicon, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si:C over the first stressed film layer of single crystal silicon (see paragraph [0027]); (5) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained Si_{1-y}Ge_y over the first stressed film layer of strained Si_{1-x}Ge_x, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si_{1-z}Ge_z over the first stressed film layer of strained Si_{1-x}Ge_x, wherein y>x and z<x to produce different stresses (see paragraph [0027]); (6) wherein the value of x is selected to adjust the PFET V_t (threshold voltage) (see paragraph [0027]); (7) wherein the Si_{1-x}Ge_x is a seed layer for parts of the gate above the Si_{1-x}Ge_x layer, and the Si_{1-x}Ge_x layer is strained after selective epitaxial growth (see paragraph [0027]); (8) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained Si_{1-y}Ge_y over the first stressed film layer of strained Si_{1-xn}Ge_{xn}, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si_{1-z}Ge_z over the first stressed film layer of strained Si_{1-xp}Ge_{xp}, wherein y>xn and z<xp, to produce stresses (see paragraph [0027]); (9) wherein the Si_{1-xn}Ge_{xn} is a seed layer for parts of the gate above the Si_{1-xn}Ge_{xn} seed layer and the Si_{1-xn}Ge_{xn} seed layer is strained after selective epitaxial growth, and the Si_{1-xp}Ge_{xp} is a seed layer for parts of the gate above the Si_{1-xp}Ge_{xp} seed layer and the Si_{1-xp}Ge_{xp} seed layer

is strained after selective epitaxial growth (see paragraph [0027]); (10) wherein the stacked gate structure of the nFET devices comprises the second stressed film layer of strained Si_{1-y}Ge_y over the first stressed film layer of strained Si_{1-x}Ge_x, and the stacked gate structure of the PFET devices comprises the second stressed film layer of strained Si:C over the first stressed film layer of strained Si_{1-x}Ge_x, wherein y>x and z<x, to produce different stresses (see paragraph [0027]); (11) the device fabricated in an integrated circuit PFET devices having comprising both nFET devices and said stacked gate structure (see paragraph [0027]); (12) the device fabricated in an integrated circuit comprising nFET devices having said stacked gate structure (see paragraph [0027]); (13) the device fabricated in an integrated circuit comprising PFET devices having said stacked gate structure (see paragraph [0027]). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the teachings of Ghyselen and Usuda (accordance with the teaching of Zhu). Doing so would facilitate the manufacture of the semiconductor device and enhance the performance of the semiconductor device.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272-1902. The examiner can normally be reached on M-F (6:15-2:45).

Art Unit: 2818

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Chuong Anh Luu
Patent Examiner
January 05, 2007